# EXT\_WAIT# Line operation

**URL:** <https://forums.digi.com/t/ext-wait-line-operation/4909>\
**Category:** NET+OS\
**Tags:** netos\
**Created:** [October 21, 2009, 10:43am UTC](https://forums.digi.com/t/ext-wait-line-operation/4909 "2009-10-21T10:43:57Z")\
**Posts on this page:** 2\
**Page:** 1

<div class="post-metadata">

**Author:** ![steved1](https://avatars.discourse-cdn.com/v4/letter/s/ea666f/32.png) [@steved1](https://forums.digi.com/u/steved1)\
**Post date:** [October 21, 2009, 10:43am UTC](https://forums.digi.com/t/ext-wait-line-operation/4909/1 "2009-10-21T10:43:57Z")

</div>

[quote][/quote]The Connectcore 9P 9215 manual lists an EXT\_WAIT# Line, which I would interpret as a line to be pulled low for a time during an off-module access, to extend the duration of that access.  
However I can’t correlate this signal with anything on the NS9215 processor. The nearest I’ve found is the ta\_strb (ns\_ta\_strb) signal, which works in a rather different way.

Can anyone shed any light on this?

---

<div class="post-metadata">

**Author:** ![charliek](https://avatars.discourse-cdn.com/v4/letter/c/94ad74/32.png) [@charliek](https://forums.digi.com/u/charliek)\
**Post date:** [April 1, 2010, 9:02pm UTC](https://forums.digi.com/t/ext-wait-line-operation/4909/2 "2010-04-01T21:02:48Z")

</div>

It’s tied to the memory bus interface, to pin A9 of the NS9215 chip:  
A9 ns\_ta\_strb I Slow peripheral transfer acknowledge (page 30 of the NS9215 HRM)  
There’s also a 10k pull up to 3.3v on the line…