# Level One/Intel 971A PHY LED problem

**URL:** <https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221>\
**Category:** NET+OS\
**Created:** [January 8, 2003, 4:58pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221 "2003-01-08T16:58:54Z")\
**Posts on this page:** 10\
**Page:** 1

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 8, 2003, 4:58pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/1 "2003-01-08T16:58:54Z")

</div>

We have recently implemented the Intel 971A PHY on our boards. We are getting strange LED activity and were wondering where in the boot process the LED configuration register (Hex 14) is setup? I can’t find reference to it in the bsp anywhere. We implemented per the suggested design from Netsilicon. We want to have the LNK and TX indications our our two LEDs. Doug

---

<div class="post-metadata">

**Author:** ![dehlers](https://avatars.discourse-cdn.com/v4/letter/d/9f8e36/32.png) [@dehlers](https://forums.digi.com/u/dehlers)\
**Post date:** [January 8, 2003, 11:12pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/2 "2003-01-08T23:12:26Z")

</div>

Some slight further info. Basically the LEDs are working just fine, the LED2 output is our Link indication, and LED3 is the RX traffic indication. We want to change the bits in regisiter Hex 14 to make the RX indication a TX indication. Doug

---

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 10, 2003, 11:19pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/3 "2003-01-10T23:19:40Z")

</div>

Check out the Documentation. I think you need to set the behavior in HW.

---

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 13, 2003, 3:14pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/4 "2003-01-13T15:14:46Z")

</div>

I realize it is in hardware to control this. I am asking where, and how, in the bsp I can get in and modify the contents of register 0x14. Is anyone from Netsilicon reading these? Doug

---

<div class="post-metadata">

**Author:** ![muscleman](https://avatars.discourse-cdn.com/v4/letter/m/f1d935/32.png) [@muscleman](https://forums.digi.com/u/muscleman)\
**Post date:** [January 13, 2003, 7:48pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/5 "2003-01-13T19:48:39Z")

</div>

Normally, you modify narmled.c to change the way the bsp supports LEDs. Please check that out.

---

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 16, 2003, 2:25pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/6 "2003-01-16T14:25:34Z")

</div>

muscleman,Did you not read the question??? I am not trying to control the red and green leds off of the port pins of the Net50! I need to know how and where in the BSP I can change the contents of the regisiters in the PHY. Obviously it is part of the Mac driver, but can someone give me some guidance as to where and how to access 0x14 in the Intel 971a PHY??? Kindest regards, Doug

---

<div class="post-metadata">

**Author:** ![muscleman](https://avatars.discourse-cdn.com/v4/letter/m/f1d935/32.png) [@muscleman](https://forums.digi.com/u/muscleman)\
**Post date:** [January 16, 2003, 4:03pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/7 "2003-01-16T16:03:00Z")

</div>

Sorry for the confusion. To archive that in the mii.c file the phy driver first you need to map the address of 0x14 it should be 814 then in mii\_poll\_busy() do mrdd following this an rstat. You should then be all set.

---

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 16, 2003, 7:44pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/8 "2003-01-16T19:44:45Z")

</div>

Wonderful, thanks for the help. I’ll give it a try. Doug

---

<div class="post-metadata">

**Author:** ![system](https://us1.discourse-cdn.com/flex016/uploads/digi/original/1X/11da31a6a1fbcd03ef21d3f785c317c824009ae2.png) [@system](https://forums.digi.com/u/system)\
**Post date:** [January 16, 2003, 10:14pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/9 "2003-01-16T22:14:59Z")

</div>

OK, I put the following code in right after the reset bit is released in mii\_reset, nothing worked. I tried in at the beginning of the mii\_negotiate routine, nothing happened. I then put it at the beginning of applicationStart in root.c. It seemed to work, but we are getting some other intermittant behavior now. Where should I put this. It should be just a one time initialization. /_Set LEDs to be LNK and TX_/ if (mii\_identify\_phy()==2) /_Phy 2 is Intel Phy_/ { (\*NCC\_EFE).miiar.bits.madr = 0x814; /_LED control R_/ (\*NCC\_EFE).miiwdr.reg = 0x0412; mii\_poll\_busy(); } Thanks, Doug

---

<div class="post-metadata">

**Author:** ![muscleman](https://avatars.discourse-cdn.com/v4/letter/m/f1d935/32.png) [@muscleman](https://forums.digi.com/u/muscleman)\
**Post date:** [January 20, 2003, 4:57pm UTC](https://forums.digi.com/t/level-one-intel-971a-phy-led-problem/5221/10 "2003-01-20T16:57:57Z")

</div>

I think you need to put that in mii\_check\_speed function call.
