Am wanting to try use an external PLL chip (ICT307) to generate a suitable clock for HDLC to run at 180000 bps. Two operating modes to be supported:
Receive data with clock derived from data stream
Transmit data using external clock.
This is a legacy low-speed industrial application use-case.