Architecture Question

Why is the adc a,r 4 (2) cycles and the add a,r (4)? From everything i can find, the operations should be the same except for the inclusion or exclusion of the carry bit. Intuitively, including the carry should take more time not less.